The art of analog layout / Alan Hastings.
Material type:
TextPublication details: Upper Saddle River, NJ : Prentice Hall, c2001.Description: xix, 539 p. : ill. ; 27 cmISBN: - 0130870617
- 621.3815 21
- TK7874 .H3926 2001
| Item type | Current library | Collection | Call number | Vol info | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|
Main Long
|
Martin Oduor-Otieno Library This item is located on the library Second Floor | Non-fiction | TK7874 .H3926 2001 (Browse shelf(Opens below)) | 20824/10 | Available | Z00038748 |
Browsing Martin Oduor-Otieno Library shelves, Shelving location: This item is located on the library Second Floor, Collection: Non-fiction Close shelf browser (Hides shelf browser)
| TK7874 .G473 1994 VLSI fabrication principles : | TK7874 .G473 1994 VLSI fabrication principles : | TK7874 .G473 1994 VLSI fabrication principles : | TK7874 .H3926 2001 The art of analog layout / | TK7874 .H675 1996 Microelectronic circuits and devices / | TK7874 .P82 1994 Basic VLSI design / | TK7874 .P82 1994 Basic VLSI design / |
Includes bibliographical references and index.
1. Device Physics -- 2. Semiconductor Fabrication -- 3. Representative Processes -- 4. Failure Mechanisms -- 5. Resistors -- 6. Capacitors -- 7. Matching of Resistors and Capacitors -- 8. Bipolar Transistors -- 9. Applications of Bipolar Transistors -- 10. Diodes -- 11. MOS Transistors -- 12. Applications of MOS Transistors -- 13. Special Topics -- 14. Assembling the Die.
"The Art of Analog Layout takes a practical and authoritative perspective, providing the reader with broad coverage of the issues involved in successfully laying out analog integrated circuits. Topics range from the mechanics of layout to essential information about many related areas, such as device physics, processing failure modes and effects, device operation parasitics, and matching. The emphasis throughout is on practical knowledge.".
"Written for layout designers, the mathematics is kept to a minimum, requiring only a familiarity with basic algebra and elementary electronics. Provides a carrier-based model for understanding device operation. Focuses on three processes: standard bipolar, polysilicon-gate CMOS, and analog BICMOS, enabling the reader to comprehend most new processes. Discusses the ways in which variations in layout geometries affect the performance of devices fabricated in silicon.
Many exercises can be completed using pencil and paper for those who do not have access to layout editing software."--BOOK JACKET.
There are no comments on this title.